Yao Chen
a27c9208e8
This patch change the mode of pcie driver files Signed-off-by: Yao Chen <chenyao11@huawei.com>
97 lines
3.1 KiB
Plaintext
97 lines
3.1 KiB
Plaintext
HiSilicon Kirin SoCs PCIe host DT description
|
|
|
|
Kirin PCIe host controller is based on Designware PCI core.
|
|
It shares common functions with PCIe Designware core driver
|
|
and inherits common properties defined in
|
|
Documentation/devicetree/bindings/pci/designware-pci.txt.
|
|
|
|
Additional properties are described here:
|
|
|
|
Required properties
|
|
- compatible:
|
|
"hisilicon,hikey960" for PCIe of Kirin960 SoC or
|
|
"hisilicon,hikey970" for PCIe of Kirin970 SoC
|
|
- reg: Should contain rc_dbi, apb, phy, config registers location and length.
|
|
- reg-names: Must include the following entries:
|
|
"dbi": controller configuration registers;
|
|
"apb": apb Ctrl register defined by Kirin;
|
|
"phy": apb PHY register defined by Kirin;
|
|
"config": PCIe configuration space registers.
|
|
- reset-gpios: The gpio to generate PCIe perst assert and deassert signal.
|
|
|
|
Optional properties:
|
|
|
|
Example based on kirin960:
|
|
|
|
pcie@f4000000 {
|
|
compatible = "hisilicon,hikey960";
|
|
reg = <0x0 0xf4000000 0x0 0x1000>,
|
|
<0x0 0xff3fe000 0x0 0x1000>,
|
|
<0x0 0xf3f20000 0x0 0x40000>,
|
|
<0x0 0xf5000000 0x0 0x2000>;
|
|
reg-names = "dbi", "apb", "phy", "config";
|
|
bus-range = <0x0 0x1>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
ranges = <0x02000000 0x0 0x00000000
|
|
0x0 0xf6000000
|
|
0x0 0x02000000>;
|
|
num-lanes = <1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
interrupt-map = <0x0 0 0 1
|
|
&gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 2
|
|
&gic GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 3
|
|
&gic GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 4
|
|
&gic GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&crg_ctrl HI3660_PCIEPHY_REF>,
|
|
<&crg_ctrl HI3660_CLK_GATE_PCIEAUX>,
|
|
<&crg_ctrl HI3660_PCLK_GATE_PCIE_PHY>,
|
|
<&crg_ctrl HI3660_PCLK_GATE_PCIE_SYS>,
|
|
<&crg_ctrl HI3660_ACLK_GATE_PCIE>;
|
|
clock-names = "pcie_phy_ref", "pcie_aux",
|
|
"pcie_apb_phy", "pcie_apb_sys",
|
|
"pcie_aclk";
|
|
reset-gpios = <&gpio11 1 0 >;
|
|
};
|
|
|
|
Example based on kirin970:
|
|
|
|
pcie@f4000000 {
|
|
compatible = "hisilicon,hikey970";
|
|
reg = <0x0 0xf4000000 0x0 0x1000000>,
|
|
<0x0 0xfc180000 0x0 0x1000>,
|
|
<0x0 0xfc040000 0x0 0x40000>,
|
|
<0x0 0xf5000000 0x0 0x2000>;
|
|
reg-names = "dbi", "apb", "phy", "config";
|
|
bus-range = <0x0 0x1>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
ranges = <0x02000000 0x0 0x00000000
|
|
0x0 0xf6000000
|
|
0x0 0x02000000>;
|
|
num-lanes = <1>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
interrupt-map = <0x0 0 0 1
|
|
&gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 2
|
|
&gic GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 3
|
|
&gic GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0x0 0 0 4
|
|
&gic GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&crg_ctrl KIRIN970_CLK_GATE_PCIEAUX>,
|
|
<&crg_ctrl KIRIN970_PCLK_GATE_PCIE_PHY>,
|
|
<&crg_ctrl KIRIN970_PCLK_GATE_PCIE_SYS>,
|
|
<&crg_ctrl KIRIN970_ACLK_GATE_PCIE>;
|
|
clock-names = "pcie_aux", "pcie_apb_phy",
|
|
"pcie_apb_sys", "pcie_aclk";
|
|
reset-gpios = <&gpio7 0 0 >;
|
|
};
|